


Spiking Neural Networks with STDP

*From Robust Hardware Architectures
to Testing Strategies*

Elena Ioana Vătăjelu, Giorgio Di Natale, Lorena Anghel
TIMA Laboratory, Grenoble, France

Why testing?

- To guarantee quality!
- What about Spiking Neural Networks?
 - Is functional testing enough?
 - Fault modeling?
 - Test methods?




Classical Test: Fault Modeling & ATPG



- Fault modeling: to model the effect of physical defects
- Fault simulation: to simulate the behavior of the circuit in presence of a fault
- Test generation: to generate input vectors able to excite faults and to manifest their presence
- All highly dependent on:
 - The design
 - The technology
 - The operation conditions
 - The application

$$P \text{ of failure} < \frac{\text{Tolerable Risk}}{\text{Risk}}$$


Our approach to NN study




Spiking Neural Network (SNN)





SPIKING NEURONS



LEAKY INTEGRATE-AND-FIRE





SYNAPSES



Basics of SNN with STDP



Spiking Neural Network Structure - example



Boyn, Sören et al, “Learning through ferroelectric domain dynamics in solid-state synapses,” Nature Communications, 2017

Basics of SNN with STDP





- Has 3 stages of operation:
 - Learning (STDP)
 - Test
 - Inference


Basics of SNN with STDP




- Has 3 stages of operation:
 - Learning



Lateral inhibition




Homeostasis




Basics of SNN with STDP



Learning without
lateral inhibition & homeostasis



Full Learning



Presentation overview





- Design of HW-implemented SNNs
- Fault modelling
- Fault injection
- Test issues and challenges
- Conclusions

Presentation overview




- Design of HW-implemented SNNs
- Fault modelling
- Fault injection
- Test issues and challenges
- Conclusions

Digital SNN implementation






IBM, J. Seo et al., 2011, IEEE CICC

SNN with resistive elements






Resistive Synapses





CEA LETI, D. Garbin, et al., 2015, IEEE T. on Electron Devices
S. Ambrogio, et al., 2016, IEEE T. on Electron Devices

SNN with resistive elements



Learning with probabilistic synapses




Design of HW implemented SNNs




- The **neuron** has to:

- translate any signal in train of spikes,
- have a fast response,
- have low power consumption.



- The **synaptic weight** has to:


- be accessible for learning and inference,
- be tunable (allow for potentiation/depression),
- be nonvolatile.



Design of HW implemented SNNs



Spiking Neural Network Design – MNIST example



$$\# N^{IN} = 28 \times 28 = 784$$

$$\# N^{OUT} \geq 10$$

$$\# S = N^{IN} \times N^{OUT}$$

Presentation overview




- Design of HW-implemented SNNs
- Fault modelling
- Fault injection
- Test issues and challenges
- Conclusions

Fault Modelling for SNNs



- SNNs with STDP – step towards embedded neuromorphic computing
 - Low-power, compact design, tuneable to application
- High reliability necessary for system integration
 - **Fault modelling, Test, Design for Dependability**


Fault Modelling for SNNs



Fault Modelling for SNNs



Synapse fault models




- *Dead Synapse Fault (DSF)*
- *Degraded Plasticity Fault (DPF)*
- *Synapse-Stuck-At (SSA0, SSA1, SSAi)*


Fault Modelling for SNNs

Synapse fault models – degraded plasticity (nominal 16 conductance levels)

a) Stochastic potentiation/depression under control voltage variation




b) Stochastic potentiation/depression under temperature variation



Fault Modelling for SNNs





Neuron fault models



- *Dead Neuron Fault (DNF)*
- *Delayed Synapse Activation Fault (DSAF)*
- *I/O Delayed Spike Fault (IDSF and ODSF)*
- *I/O Delayed Lateral Inhibition Fault (IDLIF and ODLIF)*
- *I/O Stuck Lateral Inhibition Fault (ISLIF, OSLIF)*

Fault Modelling for SNNs

Neuron fault models - Delayed Spike & Synapse Activation



Presentation overview





- Design of HW-implemented SNNs
- Fault modelling
- **Fault injection**
- Test issues and challenges
- Conclusions

Fault Injection in SNNs



Network simulator (designed for fault-injection)











```
1. foreach spike as (time, index)
2.   // It updates the lastSpike timing for the input
3.   // neuron that generated the spike
4.   inN[index].lastSpike = time
5.
6.   // It updates the accumulators of the corresponding
7.   // neurons (if the neuron is not inhibited)
8.   foreach outNeurons as o
9.     if (outN[o].inhibition < time)
10.      outN[o].accumulator += S[index][o].weight
11.
12.   // If the accumulator of an output neuron
13.   // overpasses the threshold, it fires the spike
14.   foreach outNeurons as o
15.     if (outN[o].accumulator > threshold)
16.       // for all the output neurons
17.       // the inhibition time is set
18.       // and the accumulator is reset
19.       foreach outNeurons as o2
20.         outN[o2].inhibition = time + RefractoryPeriod
21.         outN[o2].accumulator = 0
22.
23.       // For the neuron that spiked,
24.       // the lastSpike information is updated
25.       outN[o].lastSpike = time
26.
27.       // For all synapses connected to the
28.       // neuron that spiked, the weight is updated
29.       foreach inNeurons as i
30.         S[i][o].weight += potdep (inN[i].lastSpike, time)
```

Fault Injection in SNNs



Scenarios




○ Fault-free element


■ ● Fault location: synapse or neuron

Vatajelu I., Di Natale G., Anghel L., Reliability of Hardware-Implemented Spiking Neural Networks (SNN), VTS, 2019

Fault Injection in SNNs





- Fully connected SNN with STDP
- Spike frequency coding
- Winner takes it all – inhibition
- Synaptic device (plasticity) implemented with 9 levels of conductance



Vatajelu I., Di Natale G., Anghel L., Reliability of Hardware-Implemented Spiking Neural Networks (SNN), VTS, 2019

Fault Injection in SNNs




- Dead Neuron Fault
(output layer)

Faults injected at inference


9	4	0	6	8	4	3	2	4	9
0	4	6	7	3	7	7	7	9	1
7	0	9	0	6	6	7	1	2	/
5	2	3	4	7	1	9	8	9	7
2	3	8	9	3	0	6	7	9	9
2	6	1	1	0	8	3	2	1	
5	6	1	4	3	2	5	2	7	6
9	2	6	6	1	2	4	8	9	0
0	4	4	6						

9	4	0		8	4	3	2	4	9
0	4	6	7	3	7	7	7		1
7	0	9	0	6	6	7	1	2	/
5	2	3	4	7	1	9	8	9	7
2	3	8	9	3	0	6	7	9	9
2	6	1	1	0	8	3	2	1	
5	6	1	4	3	2	5	2	7	6
2	8	4	4	0	2	0	7	5	2
9	2	6	6	1	2	4		9	0
0	4	4	6						

Fault Injection in SNNs



Faults injected at inference




- Dead Neuron Fault
(output layer)

Faults injected at learning



9 4 0 6 8 4 3 2 4 9
0 4 6 7 3 7 7 7 9 1
7 0 9 0 6 6 7 1 8 1
5 2 3 8 7 1 9 8 9 7
2 3 8 9 3 0 6 7 9 9
2 6 1 1 1 0 3 3 2 1
5 6 1 4 3 2 5 2 7 6
2 3 4 4 0 2 0 7 5 2
9 2 6 6 1 2 4 8 9 4
0 4 4 6

2 6 4 0 4 8
6 1 5 3 8 9 5 5 9 1
6 6 2 0 3 3 6 8 7 2
1 0 0 7 3 2 6 5 3 8
0 1 8 6 8 1 0 9 4 0


9	4	0	8	4	3	2	4	9
0	4	6	7	3	7	7	7	1
7	0	9	0	6	6	7	1	8
5	2	3	4	1	9	8	9	7
2	8	9	3	0	6	7	9	9
2	6	1	1	0	8	3	2	1
5	6	4	3	2	5	2	7	6
2	3	4	4	0	2	0	7	5
9	3	6	6	1	2	4	9	0
0	4	4	6	3	3	8	0	4
1	4	3	8	2	6	4	0	8
6	1	5	3	8	9	5	5	1
6	6	2	0	3	6	8	7	2
1	0	7	3	2	6	5	3	8
0	1	8	6	8	1	0	9	0




Fault Injection in SNNs




- Dead Neuron Fault (output layer)



Fault Injection in SNNs





Faults injected at inference




- Dead Neuron Fault
(input layer)


Faults injected at learning



Fault Injection in SNNs




- Dead Neuron Fault (input layer)




Fault Injection in SNNs

- Dead Synapse Fault




Fault Injection in SNNs




- Synapse-Stuck-At (SSA0, SSA1, SSAi)

10% 20% 50% 75%



Summary






Presentation overview



- Design of HW-implemented SNNs
- Fault modelling
- Fault injection
- **Test issues and challenges**
- Conclusions

Novelties

- Synapses:
 - Analog memories
 - Stochastic memories:
- Regular analog structures



Classical Test: Fault Modeling & ATPG



- Fault modeling: to model the effect of physical defects
- Fault simulation: to simulate the behavior of the circuit in presence of a fault
- Test generation: to generate input vectors able to excite faults and to manifest their presence


Not deterministic behavior

Directions



- Get inspired by techniques like:
 - Iddq
 - ADC testing
 - TRNG testing


NIST Test
Frequency
Block frequency
Cumulative Sums
Runs
Longest Runs of 1's
Rank
FFT
Non-overlapping Template
Overlapping Template
Universal Statistical
Approximate Entropy
Random Excursion
Random Excursions Variant
Serial
Linear Complexity



Test Access Mechanism




- Test isolation
- Analog behavior
- Large amount of elements



Test Access Mechanism



- Test isolation
- Analog behavior
- Large amount of elements
- BIST
 - e.g., BISTed neurons




Intrinsic Fault Tolerance of SNNs

- Intrinsic Fault tolerance:
 - Very high in algorithm
 - What about HW?

000000000000000000000000
1111111111111111111111
2222222222222222222222
3333333333333333333333
4444444444444444444444
5555555555555555555555
6666666666666666666666
7777777777777777777777
8888888888888888888888
9999999999999999999999

input layer
(784 neurons)



Intrinsic Fault Tolerance of SNNs



- If fault tolerance is guaranteed by the network:
 - Yield/defect levels
 - Identify critical elements – intensified test
 - Application dependency

Conclusions



- SNNs with STDP – step towards embedded neuromorphic computing
 - Low-power, compact design, tuneable to application
- High reliability necessary for system integration
 - **Fault modelling**, Test, Design for Dependability
- Fault models for SNN with STDP
 - Synapse & neuron
 - Learning & inference

Conclusions




- Testing is challenging
 - No single "best" design => multiple test strategies
 - Main novelties:
 - Insertion of test wrappers
 - Analog "memory" testing
 - Probabilistic (random) "memory" testing
 - Structural or Functional?

Challenging due to analog components

Challenging due to probabilistic behavior

Conclusions



Spiking Neural Networks with STDP

*From Robust Hardware Architectures
to Testing Strategies*

Elena Ioana Vătăjelu, Giorgio Di Natale, Lorena Anghel
TIMA Laboratory, Grenoble, France